University of Limerick
Browse

A 100dB SFDR 0.5V pk-pk band-pass DAC implemented on a low voltage CMOS process

Download (1.86 MB)
chapter
posted on 2017-03-30, 14:48 authored by BRENDAN MULLANEBRENDAN MULLANE, Vincent O'Brien
Direct Digital Synthesis (DDS) systems generate fine frequency resolution signals over a broad spectrum that are used in a wide variety of applications such as multi-mode RF, communications, measurements and test. A high performance DDS band-pass Digital to Analog Converter (DAC) architecture and implementation is presented that delivers high spectral purity over a narrow-band response. The low power D/A Converter is portable to standard CMOS processes and designed to achieve over 100dB narrow-band SFDR performance using Sigma-Delta (ΣΔ) modulation and multi-bit current steering techniques. A 3rd order digital ΣΔ modulator is combined with a 4th order digital Dynamic Element Matching (DEM) block to shape the noise while calibrating for process mismatch variations. A low silicon area output stage is used to deliver a high performance specification.

History

Publication

VLSI-SoC: Advanced Research for Systems on Chip. Salvador Mir, Chi-Ying Tsui, Ricardo Reis, Oliver C. S. Choy (eds);pp. 144-157

Publisher

Springer

Note

peer-reviewed

Other Funding information

EI, IDA

Rights

The original publication is available at www.springerlink.com

Language

English

Usage metrics

    University of Limerick

    Categories

    No categories selected

    Exports

    RefWorks
    BibTeX
    Ref. manager
    Endnote
    DataCite
    NLM
    DC