University of Limerick
Browse
Jarvis, John.pdf (227.55 kB)

Failure analysis and stress simulation in small multichip BGAs

Download (227.55 kB)
conference contribution
posted on 2012-11-05, 16:39 authored by Thomas D. Moore, John L. Jarvis
This paper examines one of the common modes of structural failure in multichip ball grid arrays (BGAs), determines its locations within the package structure, relates it to the stresses generated in the reliability tests under which it occurs, and by finite element simulations, determines an explanation for the failure, and finally proposes a method to avoid this failure mechanism. Several designs of multichipBGAsubstrates were manufactured and production silicon assembled into them. These were all 14 mm 22 mm 119 ball PBGA. These were subjected to a set of package reliability tests, until some units failed electrical test. The failed units were analyzed and the physical location and shape of the failure was determined in many cases. From this information, the mechanical mode of failure for each unit was determined. In addition there was sufficient information in some of the analyses to provide definite suggestions as to the mechanism of failure. Meanwhile, finite element analysis was performed using simplified representations of the multichip BGAs, in order to find the locations of highest stress, and the expected modes of failure. This data was matched to the failure modes found in the physical analysis. Some novel failure analysis techniques were used to expose the damage in the failed units. A particular failure mode occurred frequently in temperature cycle, and the sites of failure were located by failure analysis. The failure was due to open circuit in the copper tracks in the top layer of the substrate caused by cracking in the solder resist directly underneath the edge of the die attach fillet. Finite element analysis was carried out and the location of the actual failures was found to be a local zone of high tensile stress in the solder resist.

History

Publication

Advanced Packaging, IEEE Transactions;24(2), pp. 216-223

Publisher

IEEE Computer Society

Note

peer-reviewed

Rights

“© 2001 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.”

Language

English

Usage metrics

    University of Limerick

    Categories

    No categories selected

    Exports

    RefWorks
    BibTeX
    Ref. manager
    Endnote
    DataCite
    NLM
    DC