Loading...
FPGA-based digital pulse width modulator with optimized linearity
Date
2009
Abstract
This paper proposes a new FPGA based architecture for digital pulse width modulators which takes advantage of dedicated digital clock manager (DCM) blocks present in modern FPGAs and applies manual placement techniques to match internal delays for high linearity. The proposed hybrid DPWM uses a synchronous counterbased coarse-resolution block and a DCM based fine-resolution block implementing a synchronous delay line. The design was successfully implemented on a low-cost Xilinx Spartan-3 FPGA with 9-bit resolution with a switching frequency of 1 MHz. Linearity was manually optimized using the presented technique which reduced the integral non-linearity error by 0.5 LSB.
Supervisor
Description
peer-reviewed
Publisher
IEEE Computer Society
Citation
Applied Power Electronics Conference and Exposition (APEC);pp. 1220-1225
Collections
Files
Keywords
ULRR Identifiers
Funding code
Funding Information
Enterprise Ireland (EI)