Loading...
Analysis and design of a tri-level current-steering DAC with 12-bit linearity and improved impedance matching suitable for CT-ADCs
Date
2020
Abstract
This paper presents the design of a low-latency, highly linear current-steering DAC for use in continuous-time ADCs. A detailed analysis of equivalent unary-weighted current-steering DAC topologies in terms of mismatch, noise, and output-impedance related distortion is carried out. From this analysis, we propose a tri-level DAC design that achieves 12-bit static linearity and is suitable for implementation in a continuous-time ADC architecture. To reduce output-impedance related distortion, the design combines DAC slice impedance matching with a proposed compensation technique. By incorporating the tri-level DAC in a continuous-time ADC architecture, the technique demonstrates ~ 8dB improvement in DAC dynamic performance at high frequencies over the Nyquist-band at 100MS/s. The DAC has been verified by simulation results in TSMC 1.2V 65nm CMOS technology.
Supervisor
Description
peer-reviewed
Publisher
IEEE Computer Society
Citation
IEEE Open Journal of Circuits and Systems;1, pp. 34-47
Collections
Files
Loading...
OJCAS_published.pdf
Adobe PDF, 3.54 MB
ULRR Identifiers
Funding code
Funding Information
Enterprise Ireland (EI), Science Foundation Ireland (SFI)