University of Limerick
ctip_vlsi_ieee_v3_internal.pdf (958.17 kB)

Bandwidth enhancement to continuous-time input pipeline ADCs

Download (958.17 kB)
journal contribution
posted on 2023-03-03, 12:13 authored by Daniel O'Hare, Anthony G. Scanlan, Eric Thompson, BRENDAN MULLANEBRENDAN MULLANE
This paper presents design analysis and insights for a new continuous-time input pipeline (CTIP) analog-to-digital converter (ADC) architecture that has enhanced bandwidth. An all-pass filter-based analog delay in the signal path allows bandwidth extension to Nyquist signal bandwidths. A resetting integrator gain stage provides a signal path delay helping to increase the bandwidth while reducing the power cost. The noise filtering property of the resetting integrator gain stage preserves the medium resistive input benefit of CTIP ADCs. The resetting integrator allows the architecture to be implemented with a feedforward compensated op-amp using low-voltage CMOS processes. This paper has been verified by simulation results of a CTIP ADC with 1.2-V supply voltage designed in TSMC's 65-nm CMOS technology.



IEEE Transactions on Very Large Scale Integration (VLSI) Systems;26 (2), pp. 404-415


IEEE Computer Society




© 2017 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.



Department or School

  • Electronic & Computer Engineering
  • Computer Science & Information Systems

Usage metrics

    University of Limerick


    No categories selected