University of Limerick
Halton_2011_hierarchical.pdf (305.3 kB)

Hierarchical synthesis system with hybrid DLO-MOGA optimization

Download (305.3 kB)
journal contribution
posted on 2017-10-18, 13:52 authored by TONY SCANLANTONY SCANLAN, MARK HALTONMARK HALTON
The purpose of this paper is to present a hierarchical circuit synthesis system with a hybrid deterministic local optimization multi-objective genetic algorithm (DLO-MOGA) optimization scheme for system-level synthesis. Design/methodology/approach - The use of a local optimization with a deterministic algorithm based on linear equations which is computationally efficient and improves the feasibility of designs, allows reduction in the number of MOGA generations required to achieve convergence. Findings - This approach reduces the total number of simulation iterations required for optimization. Reduction in run time enables use of full transistor-level models for simulation of critical system-level sub-blocks. Consequently, for system-level synthesis, simulation accuracy is maintained. The approach is demonstrated for the design of pipeline analog-to-digital converters on a 0.35 mu m process. Originality/value - The use of a hybrid DLO-MOGA optimization approach is a new approach to improve hierarchical circuit synthesis time while preserving accuracy.



Compel-The International Journal For Computation And Mathematics In Electrical And Electronic Engineering;30 (2), pp. 741-761


Emerald Group Publishing Ltd




This article is (c) Emerald Group Publishing and permission has been granted for this version to appear here Emerald does not grant permission for this article to be further copied/distributed or hosted elsewhere without the express permission from Emerald



Usage metrics

    University of Limerick


    No categories selected